

TI Precision Labs 精密實驗室 ADC 和 OP AMPS 概述

Speaker: Andrew Wang

Agenda

- How Driver Non-linear Range Affecting ADC system
- How Driver Noise Affecting ADC system
- SAR ADC Driver RC Optimization
- How Driver Bandwidth Affecting ADC system
- How Voltage Reference Affecting ADC system

How Driver Non-linear Range Affecting ADC System

Speaker: Andrew Wang


Single Ended Input: ADC Input Range Considerations

PARAMETER ADS7042	TEST CONDITION	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Full-scale input voltage span		0		AVDD	
Absolute Input voltage range	AINP to GND	0		AVDD+0.1	V
	AINM to GND	-0.1		+0.1	

Absolute Maximum Ratings

ADS7042	MIN	MAX	UNIT
AVDD to GND	-0.3	3.9	V
DVDD to GND	-0.3	3.9	V
AINP to GND	-0.3	AVDD + 0.3	V
AINM to GND	-0.3	+0.3	V


$$\text{AVDD} + 0.3 = 3.3V + 0.3V = 3.6V$$



Single Ended Input: OPA320 Linear Range

PARAMETER OPA320	TEST CONDITION	MIN	TYP	MAX	UNIT
INPUT VOLTAGE					
Common-mode voltage range	V_{cm}	(V-) - 0.1		(V+)+0.1	V
OUTPUT					
Voltage swing from both rails	V_o	$RL = 10k\Omega$	10	20	mV
		$RL = 2k\Omega$	25	35	
OPEN-LOOP GAIN					
Open-loop gain	A_{OL}	$0.1 < V_o < (V+)-0.1V, R_L = 10k\Omega$	114	132	dB
		$0.2 < V_o < (V+)-0.2V, R_L = 2k\Omega$	108	123	



Amplifier Input Range	$-0.1V < V_{cm} < 3.4V$
Amplifier Output Range	$0.02 < V_o < 3.28V$
Amplifier Linear Range	$0.1 < V_o < 3.2V$
Worst Case Range	$0.1 < V_o < 3.2V$



Single Ended Input: Extending the Op Amp Range

Low Noise Negative Bias Generator


- Regulated Output Voltage -0.232 V
- Output Voltage Tolerance 5%
- Output Voltage Ripple 4 mV_{PP}
- Maximum Output Current 26 mA



Single Ended Input: OPA625

PARAMETER OPA320	TEST CONDITION	MIN	TYP	MAX	UNIT
INPUT VOLTAGE					
Common-mode voltage range	V_{cm}	(V-)		(V+) - 1.15	V
OUTPUT					
Voltage swing from both rails	V_o	$RL = 10k\Omega$	20	35	mV
		$RL = 600\Omega$	60	80	
OPEN-LOOP GAIN					
Open-loop gain	A_{OL}	$0.15 < V_o < (V+) - 0.15V, R_L = 10k\Omega$	110	132	dB
		$0.2 < V_o < (V+) - 0.2V, R_L = 600\Omega$	106	128	


Amplifier input range	$0.0V < V_{cm} < 2.15V$
Amplifier output range	$0.035 < V_o < 3.265V$
Amplifier Linear Range	$0.15 < V_o < 3.15V$
Worst Case Range	$0.15 < V_o < 2.15V$



Inverting amplifier: Eliminate Common mode issue



PARAMETER OPA625	TEST CONDITION	MIN	TYP	MAX	UNIT
INPUT VOLTAGE					
Common-mode voltage range	V_{cm}	(V-)		(V+) - 1.15	V
OUTPUT					
Voltage swing from both rails	V_o	$RL = 10k\Omega$	20	35	mV
		$RL = 600\Omega$	60	80	
OPEN-LOOP GAIN					
Open-loop gain	A_{OL}	$0.15 < V_o < (V+) - 0.15V, R_L = 10k\Omega$	110	132	dB
		$0.2 < V_o < (V+) - 0.2V, R_L = 600\Omega$	106	128	

Amplifier input range	No V_{cm} limit
Amplifier output range	$0.035 < V_o < 3.265V$
Amplifier Linear Range	$0.15 < V_o < 3.15V$
Worst Case Range	$0.15 < V_o < 3.15V$



Input Crossover Distortion in Rail-to-Rail Inputs




PARAMETER OPA316	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOLTAGE RANGE					
V _{CM}	Common mode voltage range	TA = -40C to 85C	-0.2	(V ₊)+0.1	V
CMRR	Common mode Rejection	V _s = 5V, -0.1V < V _{cm} < 3.6V	76	90	dB
		V _s = 5V, -0.1V < V _{cm} < 5.2V	65	80	dB




Input Cross-Over distortion vs Zero Cross-Over

PARAMETER:	MIN	TYP	MAX	UNIT
OPA350 – Has Crossover				
INPUT VOLTAGE RANGE				
V_{CM} Common mode voltage range	(V)-0.1		(V)+0.1	V
CMRR Common mode Rejection -0.1V < V_{cm} < 5.6V	74	90		dB


PARAMETER:	MIN	TYP	MAX	UNIT
OPA320 – Zero Cross-Over				
INPUT VOLTAGE RANGE				
V_{CM} Common mode voltage range	(V)-0.1		(V)+0.1	V
CMRR Common mode Rejection -0.1V < V_{cm} < 5.6V	100	114		dB




Optimize bypass for internal charge pump op amps





Short direct connections from supply to decoupling



THD vs. Input Crossover Distortion



THD vs. Vmax



Finding standard resistors for unusual gains

Main_Pocket_Reference_Calculator.vi

Select the Calculator

- Converters
- Amplifier
 - Single Supply Amp
 - Find Amplifier Gain 3 Resistors
 - INA Vcm + Dif Filter
 - Find Amplifier Gain**
- Passive
- Noise
- Stability
- PCB
- Sensor

Calculator

Type: Inverting

R_f: 133

R₁: 1.09k

Target Gain (R_f/R₁): -0.122

Best Gain: -0.12202

Tolerance: 0.1% E198

Error(%): 0.015

OK Help

<http://www.ti.com/tool/analog-engineer-calc>

quick quiz.

Quiz: Linear Range ADC + OPA

4. The amplifier shown below _____.

- a. Would have poor power supply rejection.
- b. Would show crossover distortion if the input signal is greater than 15Vpk.
- c. Would not show crossover distortion.
- d. Would have a low input impedance.





Figure 13: Offset Voltage vs. Common-Mode Voltage

Quiz: Linear Range ADC + OPA

5. The amplifier shown below _____.

- a. Would have poor power supply rejection.
- b. Would show crossover distortion if the input signal is greater than 15Vpk.
- c. Would not show crossover distortion.
- d. Would have a high input impedance.






Figure 13: Offset Voltage vs. Common-Mode Voltage

Quiz: Linear Range ADC + OPA


6. Which of the following applies to an inverting amplifier topology.
- a. Gain error is determined by resistor tolerance.
 - b. The input impedance is relatively low ($10k\Omega$ in this case).
 - c. The circuit will not have crossover distortion issues.
 - d. The output will be loaded by the feedback network ($10k\Omega$ in this case).
 - e. All the statements apply to the inverting topology.
 - f. None of the statements apply to the inverting topology.



Crossover Distortion Experiment




Op Amp with and without input Crossover distortion



PARAMETER: OPA316 – Has Crossover	MIN	TYP	MAX	UNIT
V_{CM} Common Mode Voltage	(V-) - 0.2		(V+) + 0.2	V
CMRR $(V-) - 0.2 < V_{cm} < (V+) - 1.4V$	76	90		dB
$(V-) - 0.2 < V_{cm} < (V+) + 0.2V$	65	80		


Much better CMRR 1.4V below positive rail. For 5.2V supply, crossover happens at 3.8V
 $(5.2V - 1.4V = 3.8V)$



PARAMETER: OPA320 – No Crossover	MIN	TYP	MAX	UNIT
V_{CM} Common Mode Voltage	(V-) - 0.1		(V+) + 0.1	V
CMRR $(V-) - 0.1 < V_{cm} < (V+) + 0.1V$	100	114		dB


Much better CMRR across entire common mode range.

1a: Connect the hardware




Demo – Driver Crossover

Capture the waveform and zoom in.




14. Select “Fit Code to range” to show the full scale range.


Capture the waveform and zoom in.



Frequency Domain Results



Mark Harmonics



21. Zoom in on harmonics marked H2 ... H10

22. Amplitude of harmonics in table form.


23. Minimize or maximize PSI controls as needed.

Enter Vin, Vcm to compare OPA316 and OPA320

$f_{in} = 2\text{kHz}$, $f_{samp} = 500\text{kHz}$

Crossover region at 3.8V on OPA316

PSI Signal Settings		Calculated PSI Min and Max Output		OPA316 Expected	
Vin (Vpp)	Vcm (V)	Vmin (V)	Vmax (V)	SNR (dB)	THD (dB)
2	1.5	0.5	2.5	85.3	-104.4
2	2	1	3	85.3	-102.9
2	3	2	4	85.2	-98.8
2	3.2	2.2	4.2	85.2	-83.8
2	3.5	2.5	4.5	85.1	-76.1
2	3.8	2.8	4.8	85.0	-77.2




1b:Measured vs Expected Results

$f_{in} = 2\text{kHz}$, $f_{samp} = 500\text{kHz}$

Crossover region at 3.8V on OPA316


PSI Signal Settings		Calculated PSI Min and Max Output		OPA316 Crossover Expected		OPA320 Goodfilter1 Expected	
Vin (Vpp)	Vcm (V)	Vmin (V)	Vmax (V)	SNR (dB)	THD (dB)	SNR (dB)	THD (dB)
2	1.5	0.5	2.5	85.3	-104.4	85.7	-109.2
2	2	1	3	85.3	-102.9	85.6	-105.9
2	3	2	4	85.2	-98.8	85.7	-106.1
2	3.2	2.2	4.2	85.2	-83.8	85.6	-108.3
2	3.5	2.5	4.5	85.1	-76.1	85.6	-109.1
2	3.8	2.8	4.8	85.0	-77.2	85.7	-106.4

Graph of results



Microsoft Excel Worksheet

Click here to access Excel Spreadsheet for data collection.




Your results should show the same trend as the expected result but the specific values will differ.

How Driver Noise Affecting ADC System

Speaker: Andrew Wang



SNR of Amplifier + ADC: General Equations



$$SNR_{ADC} = 20 \cdot \log \left(\frac{V_{FSR_rms}}{V_{nADC}} \right)$$

$$V_{nADC} = \frac{V_{FSR_rms}}{10^{\left(\frac{SNR_{ADC}}{20} \right)}}$$

$$V_{nT} = \sqrt{(V_{nADC})^2 + (V_{nAmp})^2 + (V_{nRef})^2}$$

$$SNR_{total} = 20 \cdot \log \left(\frac{V_{FSR_rms}}{V_{nT}} \right)$$

Solve for noise

From ADC data sheet

Total RMS Noise

ADC+Amp+Ref

Find the REF6050 Noise






The screenshot shows the TI Design Reference software interface. On the left, a schematic diagram of a REF6050 reference voltage generator circuit is displayed. The circuit includes a REF6050 IC, a 5.5V voltage source (VG), a 120k resistor (R5), a 1uF capacitor (C2), and various connection points like VIN, EN, SS, FILT, OUT_F, OUT_S, GND_S, and GND_F. A feedback loop is shown with a 22uF capacitor (C4) connected between OUT_F and GND_S.

The middle section shows the "Noise Analysis" dialog box. It has fields for Start frequency (1 Hz), End frequency (1 MEG Hz), Number of points (1000), and S/N Signal Amplitude (1). Under "Diagrams", the "Output Noise" and "Total Noise" checkboxes are selected, while "Input Noise" and "Signal to Noise" are unselected. An arrow from a callout box labeled "1. Analysis> Noise Analysis" points to this dialog.


The right section shows the "Total noise8" analysis results window. It displays a graph of Total noise (V) versus Frequency (Hz). The y-axis ranges from 0.00 to 6.31uV, and the x-axis is logarithmic, ranging from 1.00 to 1.00MEG Hz. The curve starts at approximately 0.005uV at 1 Hz and rises to about 6.31uV at 1 MHz. An arrow from a callout box labeled "2. Enter the bandwidth and select the diagrams" points to the graph area.

A final callout box labeled "3. The integrated noise is the “total noise”. Look at the final value VnRef ≈ 6.31uV rms" is located at the bottom left of the graph area.

Simulating Amplifier Noise



SNR of Amplifier + ADC: Example Calculation



$$V_{FSR_rms} = V_{FSRpk} \cdot 0.707$$

$$V_{FSR_rms} = 0.5 \cdot FSR \cdot 0.707$$


$$= 0.5 \cdot 5V \cdot 0.707 = 1.767V$$

$$V_{nADC} = \frac{V_{FSR_rms}}{10^{\left(\frac{SNR_{ADC}}{20}\right)}} = \frac{1.767V}{10^{\left(\frac{93dB}{20}\right)}} = 39.6\mu V \text{ rms}$$

$$V_{nT} = \sqrt{(V_{nADC})^2 + (V_{nAmp})^2 + (V_{nRef})^2}$$
$$= \sqrt{(36.9\mu V)^2 + (128.8\mu V)^2 + (6.3\mu V)^2} = 134\mu V \text{ rms}$$

$$SNR_{total} = 20 \cdot \log\left(\frac{V_{FSR_{rms}}}{V_{nT}}\right) = 20 \cdot \log\left(\frac{1.767V}{134\mu V}\right) = 82.4 \text{ dB}$$

SNR of Amplifier + ADC: Measured Result



$$LSB = \frac{FSR}{2^N} = \frac{5V}{2^{16}} = 76.29\mu V$$

$$V_{nTmeas} = \sigma_{adc} \cdot LSB = 1.78 \cdot 76.29\mu V = 136\mu V \text{ rms}$$


$V_{nTCalc} = 134\mu V \text{ rms}$ from the previous slide

Results

Mean	14318.90	Sigma	1.78
Min Code	14310	Max Code	14327
Code spread	18		

rms noise is one sigma

Averaging to Reduce Noise



Measured vs. Calculated Averaging

	Measured RMS codes	Calculated RMS codes
Standard Deviation Raw Data	1.80	na
Standard Deviation 10 x Averaging	0.59	0.57
Standard Deviation 100 x Averaging	0.18	0.18

$$V_{nAvg} = \frac{V_n}{\sqrt{N}}$$

Where

V_n is the RMS noise

N is the number of averages

V_{nAvg} is the RMS noise after averaging

$$V_{nAvg} = \frac{V_n}{\sqrt{N}} = \frac{1.8 \text{ codes}}{\sqrt{10}} = 0.57 \text{ codes}$$


$$SNR_{avg} = 20 \cdot \log\left(\frac{V_s}{V_n/\sqrt{N}}\right) = 20 \cdot \log\left(\frac{V_s}{V_n}\right) + 10 \cdot \log(N)$$

quick quiz.

Quiz: Calculating the total noise for ADC systems

1. The histogram below was measured with a data converter:

- What is the RMS noise voltage?
- Assume the output is averaged using an 8 point rolling average. What is the averaged noise?



FSR = $\pm 5V$
Resolution = 18
Standard Deviation = $\sigma = 2.25$ codes
Mean = 29558.4

Quiz: Calculating the total noise for ADC systems

1. The histogram below was measured with a data converter:
 - a) What is the RMS noise voltage? **ANS: $85.83\mu\text{V}$ rms**
 - b) Assume the output is averaged using a 8 point rolling average. What is the averaged noise? **ANS: $30.35\mu\text{V}$**

FSR = $\pm 5\text{V}$

Resolution = 18

Standard Deviation= σ = 2.25 codes

Mean = 29558.4

RMS Noise Voltage

$$V_{osT} = E_{R1} + E_{GU1} + E_{GU3}$$

$$V_{osT} = 0.1\% + 0.6\% + 0.01\% = \pm 0.71\%$$

**Statistical Worse Case Gain Error
Output With 8 point rolling average**

$$V_{osT} = \sqrt{(E_{R1})^2 + (E_{GU1})^2 + (E_{GU3})^2}$$


$$V_{osT} = \sqrt{(0.1\%)^2 + (0.6\%)^2 + (0.01\%)^2} = \pm 0.608\%$$

ADC Noise Experiment



System we are Analyzing and Measuring


We will use two different "Coupon Cards". Each will have different noise characteristics..




Noise1 vs Noise2 Setup

- Both circuits have the same: gain, bandwidth, and output filter
- The difference is feedback network resistance is scaled by a factor of 100
- The objective is to see how thermal noise from feedback impacts overall noise

Noise 1



Noise 2



Simulation of Noise1

Noname - Schematic Editor

File Edit Insert View Analysis Interactive T&M Tools Help

ERC...

Mode...

Faults enabled

Stress Analysis Enabled

Enable MCU Code debugger

Select Optimization Target

Select Control Object

Set Analysis Parameters...

DC Analysis

AC Analysis

Transient...

Steady State Solver...

Fourier Analysis

Digital Step-by-Step

Digital Timing Analysis...

Digital VHDL Simulation...

Mixed VHDL Simulation...

Symbolic Analysis

Noise Analysis...

Optimization

Options...

Basic

Switches

Meters

Electronic

Spice Macros

Gates

Flip-flops

Noise Analysis

Start frequency

1

[Hz]

End frequency

100M

[Hz]

Number of points

1000

S/N Signal Amplitude

1

OK

Cancel

Help


Diagrams

Output Noise

Total Noise

Input Noise

Signal to Noise





Need valid dc operating point for noise simulation!

$$V_{outDC} = 11 \times 0.1V = 1.1V$$


$$E_{nrms} = 170.8\mu V \text{ rms}$$

$$E_{npp} = 6 \cdot 170.8\mu V \text{ rms} = 1.03mVpp$$




Noise 1 vs Noise 2

Noise 1




Noise 2



Click to access
TINA simulation.

OPA320_Noise1.TSC

OPA320_Noise2.TSC




Find the REF6050 Noise

The screenshot shows the TI Design Reference software interface. On the left, a schematic diagram of a REF6050 reference voltage generator circuit is displayed. The circuit includes a REF6050 IC, a 5.5V voltage source (VG), a 120k resistor (R5), a 1uF capacitor (C2), and a feedback network consisting of OUT_F and OUT_S pins, GND_S and GND_F pins, and a 22uF capacitor (C4). A VREF output is also shown. On the top left, the 'Schematic Editor' window is open, with a red box highlighting the 'Analysis' menu. An arrow points from this box to the 'Noise Analysis...' option in the dropdown. On the top right, a 'Noise Analysis' dialog box is shown with parameters: Start frequency 1 Hz, End frequency 1 MEG Hz, Number of points 1000, and S/N Signal Amplitude 1. A red box highlights the 'Diagrams' section, which contains checkboxes for Output Noise (checked), Total Noise (checked), Input Noise (unchecked), and Signal to Noise (unchecked). An arrow points from this box to the 'Total noise' checkbox. On the bottom right, a plot titled 'Noname - Total noise8' shows Total noise (V) versus Frequency (Hz). The y-axis ranges from 0.00 to 6.31u, and the x-axis ranges from 1.00 to 1.00MEG. A red curve represents the total noise, starting at 0.00uV at 1 Hz and rising to approximately 6.31uV at 1 MEG Hz. A red arrow points to the final value on the y-axis.

1. Analysis> Noise Analysis
2. Enter the bandwidth and select the diagrams
3. The integrated noise is the “total noise”. Look at the final value $V_{nRef} \approx 6.31\mu V$ rms

Total System Noise for OPA320_Noise1



$$V_{FSR_rms} = V_{FSRpk} \cdot 0.707$$

$$V_{FSR_rms} = 0.5 \cdot FSR \cdot 0.707$$

$$= 0.5 \cdot 5V \cdot 0.707 = 1.767V$$


$$V_{nADC} = \frac{V_{FSR_rms}}{10^{\left(\frac{SNR_{ADC}}{20}\right)}} = \frac{1.767V}{10^{\left(\frac{93dB}{20}\right)}} = 39.6\mu V \text{ rms}$$

$$V_{nT} = \sqrt{(V_{nADC})^2 + (V_{nAmp})^2 + (V_{nRef})^2}$$

$$= \sqrt{(39.6\mu V)^2 + (170.8\mu V)^2 + (6.3\mu V)^2} = 175.4\mu V \text{ rms}$$


$$SNR_{total} = 20 \cdot \log\left(\frac{V_{FSR_{rms}}}{V_{nT}}\right) = 20 \cdot \log\left(\frac{1.767V}{175.4\mu V}\right) = 80.1 \text{ dB}$$

Solve Using the Analog Engineer's Calculator




Measure the Noise and DC Level

4. Change page to “Histogram Analysis”



Look at the Statistics Under “Histogram Analysis”




2b:Measured vs Expected Results

		$V_{in} = 0.1V$ DC, $f_{samp} = 1MHz$, $V_{ref} = 5V$, $LSB = 76.29\mu V$						
Device	Hand Calc	Simulated					Example Measurements	
	Amp Noise (μV)	Amp Noise (μV)	ADC Noise (μV)	Ref Noise (μV)	Total Noise (μV)	Sigma	Noise (μV)	
Noise1	196.7	170.8	39.6	11.2	175.4	2.18	166.3	
Noise2	99.1	78.8	39.6	11.2	88.4	1.16	88.5	

Demo – Driver Noise Difference


Export Data to Excel



	A	B
1	Samples - Analog Channel 0	Codes - Analog Channel 0
2	0	14559
3	1	14566
4	2	14566
5	3	14567
6	4	14567
7	5	14568
8	6	14563
9	7	14564
10	8	14568
11	9	14564
12	10	14564
13	11	14568
14	12	14562
15	13	14566
16	14	14567
17	15	14567
18	16	14566
19	17	14567
20	18	14569
21	19	14564
22	20	14562
23	21	14567

3. An Excel spreadsheet will open up.

Paste Your Results Under “Raw Codes”



Click to access
Excel
Spreadsheet.





Microsoft Excel
Worksheet

$$E_{n_avg} = \frac{E_{n_raw}}{\sqrt{N}}$$



SAR ADC Driver RC Optimization

Speaker: Andrew Wang

Acquisition phase





Conversion Phase





Overall Objective

- Find R_{filt} and C_{filt} charge bucket filter that will optimize settling
- Find amplifier with bandwidth sufficient for settling
- Achieve final settling of 0.5LSB or better at end of tacq





Is the charge bucket filter required?




Advantage of low BW Amp


- Lower I_q
- Better V_{os} , I_b
- Lower cost
- Less sensitive to stability issues



ADC Input With Proper RC Filter



ADC Input With Wrong RC Filter



Example: Full Scale Range, Resolution, C_{sh} , R_{sh}

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOG INPUT					
Full-scale input span ⁽¹⁾	AINP – AINN	0	V_{REF}	$V_{REF} + 0.1$	V
Operating input range ⁽¹⁾	AINP	-0.1	V_{REF}	$V_{REF} + 0.1$	V
	AINN	-0.1	$+0.1$	$+0.1$	V
C_I	AINP and AINN terminal to GND		59		pF
Input leakage current	During acquisition for dc input		5		nA
SYSTEM PERFORMANCE					
Resolution			16		Bits





Figure 45. Input Sampling Stage Equivalent Circuit

C_{sh} and R_{sh} can usually be found in the equivalent circuit.

Full Scale Range and resolution

Note: C_I from the table
 $C_I = 55\text{pF} + 4\text{pF}$

For our example: acquisition time



Conversion time set by internal clock.
The maximum time for conversion is 710ns.

	PARAMETER	MIN	TYP	MAX	UNIT
t _{ACQ}	Acquisition time	290			ns
t _{conv}	Conversion time	500		710	ns


We are running at maximum throughput (1MHz)

$$1/f_{\text{sample}} = t_{\text{conv-max}} + t_{\text{acq-min}} = 710\text{ns} + 290\text{ns} = 1\mu\text{s}, \text{ or } f_{\text{sample}} = 1\text{MHz}$$

For cases where you aren't running at maximum throughput (e.g. 500kHz)


$$t_{\text{acq}} = 1/f_{\text{sample}} - t_{\text{conv-max}} = (1/500\text{kHz}) - 710\text{ns} = 1290\text{ns}$$

Run the “ADC SAR Drive” tool: ADS8860 Example




Simplifying the input model


1) Input Circuit from the data sheet




2) Add the sample and hold reset circuit




3) Diodes are reverse bias




4) TINA Spice Model




TINA SPICE Equivalent Model



Key Result: Error Signal



When $t_{acq} = 1V$ SW_{acq} is closed
Verror and V_{opa} must settle in this window



When $t_{conv} = 1V$ SW_{conv} is closed
This resets the internal S & H Capacitor C_{sh}

Zoom in on Error Signal

$$N = 16$$


$$\text{LSB} = \frac{FSR}{2^N} = \frac{5.0V}{2^{16}} = 76.3\mu V$$

$$0.5 \cdot \text{LSB} = 38.1\mu V$$



Number of bits

Resolution

Target Error



Use “view>show / hide curves”
to focus on most important
curves.



Click on axis
and adjust the
scale relative to
LSB resolution.

Remember: ADS8860 example calculator results

1. Enter the information from the ADS8860 Data Sheet.

2. Results will be used in the simulation

Main_Pocket_Reference_Calculator.vi

Select the Calculator

- Converters
 - ADC SAR Drive
 - ADC + Signal Chain Noise
 - ADC ENOB & Effective Bits
 - Ideal Converter
 - Conversions
- Amplifier
 - Single Supply Amp
 - Find Amplifier Gain 3 Resistors
 - INA Vcm + Dif Filter
 - Find Amplifier Gain
- PCB
 - Via
 - Adjacent copper traces
 - Microstrip
 - PCB Parallel Plate Capacitance
 - PCB Trace Resistance
- Sensor
 - Thermocouple
 - RTD

Calculator

Select Type
Single Ended #2

Resolution
16

Csh
55p F

Full Scale Range
5 V

Acquisition Time
290n s

Rfilt/2 Min
4.1 Ohm

Rfilt/2 Max
32.5 Ohm

Cfilt
1.1n F

Optional

- Cmin
560p F
- Cmax
1.6n F

Gain Bandwidth
17.8M Hz

Max Error Target
38.15u V

OK Help

+5V

Vin

Rfilt/2

S1

Csh+

Vsh+

Cfilt

S3

Csh-


Vsh-

S2

Rsh-



Single Ended #2: Includes Ground Sense (Negative Input)

Error for R = 4.1 ohms...32.5 ohms



Final Run: Use Standard Values

1. Use the “List” sweep type




2. Enter standard resistor values using the results of the previous sweep (i.e. **24.1** to **25.5**)

3. Choose the curve with the best settling.
Check to see if the error target from the calculator is met.
Yes! $3.9\mu V << 38.15\mu V$
For $R_{filt} = 24.9 \Omega$

$\frac{1}{2}$ LSB
Max Error Target
38.15 μ V

Final Circuit





Demo – Good RC vs Bad RC Filter

Measured results for example circuit

ADS8860 Data Sheet (1Msps)

Parameter	Min	Typ	Max	Unit
SNR	92	93		dB
THD (1kHz)		-108		dB


Circuit from TINA



SAR ADC Driver RC Optimization Experiment



Find amplifier and RC circuit




Amplifier:

- 5V, Rail-to-Rail I/O with Zero Crossover Distortion Required
- Find bandwidth using Analog Engineer's Calculator
- Use parametric search to find device.
- Verify model Open Loop Gain and Open Loop Output Impedance


RC Charge Bucket Circuit:

- Use Analog Engineer's Calculator for initial values
- Use TINA Simulation to Optimize


4a: Connect the hardware



1: OPA320_Good Filter1




1: OPA320_Good Filter1



3. Press “Capture”
4. Record AC performance


	SNR (dB)	THD (dB)
ADS8860 Spec.	93	-108
Good Filter 1	93.3	-108.8




1. Install OPA320_Good filter 1 coupon card in socket.

2. Amplitude = 4.9V
Offset = 2.5V
Frequency = 2kHz


2: OPA320 Bad Filter



2: OPA320 Bad Filter



	SNR (dB)	THD (dB)
ADS8860	93	-108
Bad Filter	82.5	-73.4



1. Install OPA320_Bad Filter coupon card in socket.




3. Press “Capture”
4. Record AC performance

2. Amplitude = 4.9V
Offset = 2.5V
Frequency = 2kHz

How Driver Bandwidth Affecting ADC system


Speaker: Andrew Wang

Concept behind the math




- Assumptions based on multiple designs
- V_{in} = Full Scale
- $\frac{1}{2}$ of Q_{sh} is from C_{filt} & $\frac{1}{2}$ from Op Amp
- 100mV Droop – small signal response
- Error target = 0.5·LSB
- Op amp approximated as second order system
- Op amp four times faster than filter

C_{filt} Selection



$Q_{sh} = V_{FSR} \cdot C_{sh}$	(1)	Total Charge in C _{sh} and the end of acquisition period.
$Q_{sh} = Q_{frm\,opa} + Q_{frm\,filt}$	(2)	Charge is from amplifier and filter capacitor
$\Delta Q_{Cfilt} = 0.5 \cdot Q_{sh}$	(3)	Half the sample and hold charge (Q_{sh}) is delivered from the filter. This results in a change in the charge on C _{filt} .
$\Delta Q_{Cfilt} = 0.5 \cdot V_{FSR} \cdot C_{sh}$	(4)	From (1), and (3)
$\Delta Q_{Cfilt} = \Delta V_{filt} \cdot C_{filt}$	(5)	The change in charge on C _{filt} will cause a droop in voltage. ΔV_{filt}
$C_{filt} = \left(\frac{0.5 \cdot V_{FSR}}{\Delta V_{filt}} \right) C_{sh}$	(6)	From (4), and (5). This is the general relationship for scaling C _{filt} , given a droop in filter voltage (V_{filt})

C_{filt} Scaling Continued



$$C_{filt} = \left(\frac{0.5 \cdot V_{FSR}}{\Delta V_{filt}} \right) C_{sh} \quad (6)$$

From previous slide:

This is the general relationship for scaling C_{filt} , given a droop in filter voltage (V_{filt}).

Assume

$$V_{FSR} = 4V, \Delta V_{filt} = 100mV$$

$$C_{filt} = 20 \cdot C_{sh} \quad (7)$$

Typical value for C_{filt}

$$C_{filt} = 30 \cdot C_{sh} \quad (8)$$

Maximum value for C_{filt}

$$C_{filt} = 10 \cdot C_{sh} \quad (9)$$

Minimum value for C_{filt}

Note 1: Experience shows that using the fixed factors of 20 yields good results.

Note 2: In rare cases, you may need to sweep C_{filt} . Thus the factors of 10 and 30.

Time constant required for settling to error target

$V_{filt} = (V_{init} - V_{final}) \cdot e^{-t/\tau_c} + V_{final}$	(10)	This is the standard RC charge equation. τ_c = time constant for charging C_{sh} . V_{init} = initial voltage at start of t_{acq} V_{final} = final voltage for fully charged C_{filt}
$0.5 \cdot LSB = V_{final} - V_{filt}$	(11)	Error is less than $\frac{1}{2}$ LSB
$V_{init} - V_{final} = 100mV$	(12)	Droop is 100mV
$0.5 \cdot LSB = (100mV) \cdot e^{-t/\tau_c}$	(13)	Substitute 11 and 12 into 10
$\tau_c = \frac{-t_{acq}}{\ln\left(\frac{0.5 \cdot LSB}{100mV}\right)}$	(14)	Solve (13) for τ_c Note: τ_c includes effects from Op Amp and C_{filt} The op amp is being modeled as a second order system (RC circuit)


Find Rfilt and Amplifier Bandwidth

$\tau_c = \sqrt{(\tau_{RC})^2 + (\tau_{OA})^2}$	(15)	τ_c can be approximated as the RSS of the time constant of the filter and the op amp.
$\tau_{RC} = 4 \cdot \tau_{OA}$	(16)	Rule of thumb for good settling
$\tau_c = \sqrt{(4 \cdot \tau_{OA})^2 + (\tau_{OA})^2}$	(17)	Substitute (16) into (15)
$\tau_{OA} = \frac{\tau_c}{\sqrt{17}}$	(18)	Solve (17)
$\tau_{RC} = 4 \cdot \left(\frac{\tau_c}{\sqrt{17}} \right)$	(19)	Substitute (18) into (16)
$R_{filt} = \frac{\tau_{RC}}{C_{filt}}$	(20)	Nominal filter resistance.
$R_{filt_min} = 0.25 \cdot R_{filt}$	(21)	Minimum value of Rfilt used in SPICE iteration
$R_{filt_max} = 2 \cdot R_{filt}$	(22)	Maximum value of Rfilt used in SPICE iteration
$UGBW = \frac{1}{2 \cdot \pi \cdot \tau_{OA}}$	(23)	Minimum amplifier bandwidth

Low Bandwidth Op-amp Experiment



3: OPA333 Low Bandwidth



Bandwidth Required:

Gain Bandwidth= 17.8MHz


OPA333 Bandwidth:

Gain Bandwidth= 350kHz




ADS8860_OPA333 - Low Bandwidth.TSC


Error Target = 38μV
Simulate Error = -88mV



3: OPA333 Low Bandwidth



	SNR (dB)	THD (dB)
ADS8860	93	-108
Low Bandwidth	54.1	-55.9



1. Install OPA333_Low Bandwidth coupon card in socket.

3. Press “Capture”
4. Record AC performance

2. Amplitude = 4.9V
Offset = 2.5V
Frequency = 2kHz



Measured vs Expected Results

Device						Simulated Settling Error $\frac{1}{2}\text{LSB}=38\mu\text{V}$	Example Measurements	
	Device	Samp.Rate	V_{offset} (V)	V_{in} (V)	V_{error} (V)	SNR (dB)	THD (dB)	
	ADS8860 Data Sheet					93	-108	
1	OPA320 Good filter1	1M	2.5	4.9	28uV	93.3	-108.8	
2	OPA320 Bad filter	1M	2.5	4.9	-41mV	82.5	-73.4	
3	OPA333 Low Bandwidth	1M	2.5	4.9	-91mV	54.1	-55.9	
4	OPA316 Crossover	1M	1.8	3.6	36.7mV	86.1	-85.0	

How Voltage Reference Affecting ADC System


Speaker: Andrew Wang

ADC Reference input is not a high impedance




What is a reference buffer?


- Wide bandwidth
- Low output impedance across frequency
- Capable of sourcing and relatively large currents (e.g. $\pm 10\text{mA}$)
- Good DC specifications (i.e. offset, and Temperature Drift)
- May be integrated in the reference, or an external amplifier



Performance limitations from unbuffered reference




Unbuffered Reference: ADS8860 + REF5050







	SNR (dB)	THD (dB)
Specification	93	-108
REF5050	92.3	-91.3

Performance improvement using buffered reference




Demo – SNR / THD difference

Buffered vs. Unbuffered.





	SNR (dB)	THD (dB)
Specification	93	-108
REF5050	92.3	-91.3
REF6050	92.9	-107.6

Buffered reference isn't always required




Composite Amplifier Topology

- OPA378 chopper op-amp as an input stage for excellent low drift and DC stability of buffer.
- High-Bandwidth output buffer (OPA625) provides and wide bandwidth and low-output impedance to drive the SAR REFP input



Composite Buffer

Device with internal reference buffer: ADS89xxB




Voltage Reference Experiment




Circuits under test

Circuits are identical except for the reference.

Channel 1: REF5050



Channel 2: REF6050



ADS8860 Data Sheet (1Msps)

Parameter	Min	Typ	Max	Unit
SNR	92	93		dB
THD (1kHz)		-108		dB


Should meet
ADS8860 data sheet
specifications

Expected results

		Example Measurements		
Reference		Sampling Rate	SNR (dB)	THD (dB)
	Data Sheet Typical Specification	1M	93	-108
1	REF5050	1M	92.2	-91.4
2	REF5050	500k	92.1	-97.1
3	REF5050	100k	92.0	-108.2
4	REF6050	1M	92.6	-108.1
5	REF6050	500k	92.7	-109.3
6	REF6050	100k	92.3	-108.1


REF5050: 1Msps, THD, SNR

	fs	SNR (dB)	THD (dB)
Spec.	1M	93	-108
REF5050	1M	92.2	-91.4




REF5050: 500ksps, THD, SNR

	fs	SNR (dB)	THD (dB)
Spec.	1M	93	-108
REF5050	1M	92.2	-91.4
REF5050	500k	92.1	-97.1




REF5050: 100ksps, THD, SNR


	fs	SNR (dB)	THD (dB)
Spec.	1M	93	-108
REF5050	1M	92.2	-91.4
REF5050	500k	92.1	-97.1
REF5050	100k	92.0	-108.2




REF6050: 1Msps, 500ksps, 100ksps: SNR, THD



Reference Settling Test




Reference Settling Analysis




Demo – Settling Time difference

REF5050: 1Msps, Settling

	fs	Droop (LSB)
REF5050	1M	10.9




Zoom in on Settling




REF5050: 500ksps, Settling

	fs	Droop (LSB)
REF5050	1M	10.9
REF5050	500k	5.35



REF5050: 100ksps, Settling

	fs	Droop (LSB)
REF5050	1M	10.9
REF5050	500k	5.35
REF5050	100k	1.4



1. Sampling Rate 100ksps

2. Start test

3. Reference droop

REF6050: 1Msps, 500ksps, and 100ksps settling

1. Select “reference settling”


2. Sampling Rate
1Msps, 500ksps,
and 100ksps

3. Number of sets
to average to 20.

5. Start test

4. Min Interset
delay (ms) to 100

6. Reference
droop



Expected results

		Example Measurements		
Reference		Sampling Rate	SNR (dB)	THD (dB)
	Data Sheet Typical Specification	1M	93	-108
1	REF5050	1M	92.2	-91.4
2	REF5050	500k	92.1	-97.1
3	REF5050	100k	92.0	-108.2
4	REF6050	1M	92.6	-108.1
5	REF6050	500k	92.7	-109.3
6	REF6050	100k	92.3	-108.1

Thanks for your time!
Q & A